

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
09/821,892	03/30/2001	David A. Brown	BROWN 4-1-11-1	8909		
27964 75	90 10/12/2004		EXAM	EXAMINER		
HITT GAINES	S P.C.	MYERS,	MYERS, PAUL R			
P.O. BOX 832570 RICHARDSON, TX 75083			ART UNIT	PAPER NUMBER		
ideal habbon			2112			
			DATE MAILED: 10/12/2004			

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application	on No.	Applicant(s)	
		09/821,892		BROWN ET AL.	
Office Action S	ummary	Examiner		Art Unit	
		Paul R. M	yers	2112	
The MAILING DATE of Period for Reply	this communication	1	•	the correspondence ac	ddress
A SHORTENED STATUTOR THE MAILING DATE OF TH - Extensions of time may be available u after SIX (6) MONTHS from the mailin - If the period for reply specified above - If NO period for reply is specified above - Failure to reply within the set or extend Any reply received by the Office later of the period patent term adjustment. See 3	IS COMMUNICATIOn der the provisions of 37 Cfg date of this communications less than thirty (30) days, e, the maximum statutory paged period for reply will, by than three months after the	ON. FR 1.136(a). In no even n. a reply within the stateriod will apply and westatute, cause the app	ent, however, may a reply utory minimum of thirty (30 ill expire SIX (6) MONTHS lication to become ABANI	be timely filed 0) days will be considered time 6 from the mailing date of this of DONED (35 U.S.C. § 133).	ely. communication.
Status					
 1)⊠ Responsive to commu 2a)⊠ This action is FINAL. 3)□ Since this application in closed in accordance with the communication in the communication in	2b)∏ s in condition for all	This action is nowance except	on-final. for formal matters		e merits is
Disposition of Claims					
4)	(s) is/are with illowed. dected. objected to.	ndrawn from co			
Application Papers					
9) The specification is objuined 10) The drawing(s) filed on Applicant may not request Replacement drawing sh	is/are: a) is/are: a) ist that any objection to eet(s) including the co	accepted or b) the drawing(s) borrection is requir	oe held in abeyance. ed if the drawing(s)	. See 37 CFR 1.85(a). is objected to. See 37 C	
Priority under 35 U.S.C. § 119					
2. Certified copies 3. Copies of the ce	None of: of the priority docur of the priority docur rtified copies of the the International Bu	ments have bee ments have bee priority documo ureau (PCT Rul	en received. en received in Appl ents have been red e 17.2(a)).	lication No ceived in this National	l Stage
Attachment(s)					· ·
1) Notice of References Cited (PTO-2) Notice of Draftsperson's Patent D 3) Information Disclosure Statement Paper No(s)/Mail Date	rawing Review (PTO-948	•		fail Date mal Patent Application (PT	'O-152)

DETAILED ACTION

Response to Arguments

1. Applicant's arguments filed 8/2/04 have been fully considered but they are not persuasive.

In regards to applicants argument that Arnold does not teach the newly added feature of the protocol indicators being "configured to indicate a particular bus protocol of an external device": The examiner notes in Arnold the external device is the Motorola processor and the Intel processor is configured to use a Motorola protocol to communicate with internal memory allocated to the external Motorola processor. As such the Intel processor is configured to indicate a particular bus protocol of an external device. While the examiner recognizes form applicants arguments that this newly added feature was meant to indicate that the bus protocol was used to communicate with an external device, this however is not what is claimed.

In regards to applicants argument that Szczpanek does not teach the newly added feature: Since Arnold teaches this feature Szczpanek need not teach this feature. However the examiner notes Szczpanek teaches (Column 8 lines 5-20) the processor has the ability to access external memory using the protocol handler which has "the ability to directly access the external memory by using their twenty bit address capabilities." Thus Szczpanek also teaches this feature.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

Application/Control Number: 09/821,892

Art Unit: 2112

A person shall be entitled to a patent unless -

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology Technical Amendments Act of 2002 do not apply when the reference is a U.S. patent resulting directly or indirectly from an international application filed before November 29, 2000. Therefore, the prior art date of the reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

3. Claims 1-5 and 8-12 are rejected under 35 U.S.C. 102(e) as being anticipated by Arnold et al PN 6,160,213.

In regards to claims 1 and 8: Arnold et al teaches a multi-protocol (Intel and Motorola) bus system, comprising: a plurality of protocol indicators (address range) associated with an address space (address space), each of said plurality of protocol indicators associated with a segment of said address space (the Intel segment and the Motorola segment See column 12 lines 47-57) and configured to indicate a particular bus protocol (Intel or Motorola); and a bus protocol selection subsystem (the MIDI processor) configured to employ control lines to implement one of said particular bus protocols (See column 12 line 58 to column 13 line 42) in accordance with a selected one of said protocol indicators (addresses) based upon the addressed segment of said address space (Column 13 lines 16 to 42).

Application/Control Number: 09/821,892

Art Unit: 2112

In regards to claims 2 and 9: Arnold et al teaches using the Intel bus protocol. Since the Intel bus protocol includes a chip select signal. Arnold et al inherently teaches the chip select signal.

In regards to claims 3, 4, 10 and 11: Arnold et al teaches an Intel style bus architecture device.

In regards to claims 5, 12: Arnold et al teaches both the Intel and Motorola protocols and since all the claimed signals are either an Intel bus protocol signal or a Motorola bus protocol signal all the claimed signals are taught by Arnold et al.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 6 and 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Arnold et al PN 6,160,213 in view of Szczepanek et al PN 5,715,419.

In regards to claims 6 and 13: Arnold teaches the address segments being in the megabyte sizes as opposed to the claimed 4 kilobyte sizes. Szczepanek et al teaches dividing an address space into 4 kilobyte address ranges. It would have been obvious to a person of ordinary skill in the art at the time of the invention to use the 4 kilobyte address segments of Szczepanek et al in the system of Arnold because this would have allowed for much finer granularity of control.

Art Unit: 2112

6. Claims 7 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Arnold et al PN 6,160,213 in view of Keene et al PN 5,835,960.

In regards to claims 7, 14: Arnold teaches the address segments being in the megabyte sizes as opposed to the claimed 4 kilobyte size. Arnold also does not teach a PCI bus. Keene et al teaches dividing a PCI address space into 32 kilobyte address ranges. It would have been obvious to a person of ordinary skill in the art at the time of the invention to use the 32 kilobyte address segments of Keene et al in the system of Arnold because this would have allowed for much finer granularity of control.

Allowable Subject Matter

7. Claims 15-21 are allowed.

Conclusion

8. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

PN 6,456,628 to Greim et al teaches a device using the communication protocol of an external device to communicate to the external device.

PN 5,438,663 to Matsumoto et al teaches a device using the communication protocol of an external device to communicate to the external device.

Art Unit: 2112

9. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Paul R. Myers whose telephone number is 703 305 9656. The examiner can normally be reached on Mon-Thur 6:30-4:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on 703 305 4815. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 09/821,892 Page 7

Art Unit: 2112

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

PRM

October 7, 2004

PAUL R. MYERS
PRIMARY EXAMINER

Paul R. Myss